


INTEL740(TM) GRAPHICS ACCELERATOR FULL FEATURED REFERENCE CARD

TITLE	PAGE
COVER SHEET	P.1
BLOCK DIAGRAM	P.2
INTEL740(TM) GRAPHICS ACCELERATOR (A)	P.3
INTEL740(TM) GRAPHICS ACCELERATOR (B)	P.4
VOLTAGE REGULATOR	P.5
BT829B VIDEO DECODER	P.6
BT869 VIDEO ENCODER	P.7
VMI VIDEO CONNECTOR	P.8
AGP CONNECTOR	P.9
VGA CONNECTOR	P.10
VMI/DDC/I2C/FANFAIL LEVEL SHIFTER	P.11
SO-DIMM	P.12
SGRAM	P.13
VIDEO CONNECTORS	P.14
BIOS/FAN CONNECTOR	P.15
REVISION HISTORY	P.16
	P.17



THIS SPECIFICATION IS PROVEDED AS IS WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF PROPOSAL, SPECIFICATION OR SAMPLE.


NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PRPERTY RIGHTS IS GRANED HEREIN.

INTEL DISCLAIMS ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY PROPRIETARY RIGHTS, RELATING TO USE OF INFORMATION IN THIS SPECIFICATION. INTEL DOES NOT WARRANT OR REPRESENT THAT SUCH USE WILL NOT INFRINGE SUCH RIGHTS.


I2C IS A TWO-WIRE COMMUNICATIONS BUS/PROTOCOL DEVELOPED BY PHILIPS. SMBUS IS A SUBSET OF THE I2C BUS/PROTOCOL AND WAS DEVELOPED BY INTEL. IMPLEMENTATIONS OF THE I2C BUS/PROTOCOL OR THE SMBUS BUS/PROTOCOL MAY REQUIRE LICENSES FROM VARIOUS ENTITIES, INCLUDING PHILIPS ELECTRONICS N.V. AND NORTH AMERICAN PHILIPS CORPORATION.


*THIRD-PARTY BRANDS AND NAMES ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS.


COPYRIGHT * INTEL CORPORATION 1997



Title		
Block Diagram		
Size	Document Number	Rev
B	Intel740(TM) Graphics Accelerator Reference Card	2.1
Date:	Thursday, April 09, 1998	Sheet 2 of 16








NOTE:
ANALOG PLANE NEEDS TO BE FENCED FROM THE DIGITAL PLANE
PRIMARY SIGNALS SHOULD NOT CROSS CUTOFF

Title		
Bt869 Video Encoder		
Size	Document Number	Rev
B	Intel740(TM) Graphics Accelerator Reference Card	2.1
Date:	Thursday, April 09, 1998	Sheet 7 of 16




PHYSICAL PINOUT VIEW OF THE 40 PIN HEADER (COMPONENT SIDE)

Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8	Y9	Y10	Y11	Y12	Y13	Y14	Y15	Y16	Y17	Y18	Y19	Y20
Z1	Z2	Z3	Z4	Z5	Z6	Z7	Z8	Z9	Z10	Z11	Z12	Z13	Z14	Z15	Z16	Z17	Z18	Z19	Z20

NOTE:
40-PIN FEMALE HEADER RECOMMENDED PARTS

AMP PART# 2-535598-3
BERG PART# 68683-320




PHYSICAL PINOUT VIEW OF THE 26 PIN HEADER (COMPONENT SIDE)


Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8	Y9	Y10	Y11	Y12	Y13
Z1	Z2	Z3	Z4	Z5	Z6	Z7	Z8	Z9	Z10	Z11	Z12	Z13


NOTE:
26-PIN MALE HEADER RECOMMENDED PARTS

AMP PART# 1-103186-3
BERG PART# 67997-426



Title			VMI Video Connectors		
Size	Document Number				Rev
B	Intel740(TM) Graphics Accelerator Reference Card				2.1
Date:	Thursday, April 09, 1998		Sheet	8	of 16








Title		
DDC/12C		
Size	Document Number	Rev
B	Intel740(TM) Graphics Accelerator Reference Card	2.1
Date:	Thursday, April 09, 1998	Sheet 11 of 16





NOTE:
50-PIN FEMALE SCSI CONNECTOR RECOMMENDED PART

AMP PART# 787170-5

Title		
Video Connector		
Size	Document Number	Rev
B	Intel740(TM) Graphics Accelerator Reference Card	2.1
Date:	Thursday, April 09, 1998	Sheet 14 of 16

1.1 REVISIONS

PULL-DOWN REISITOR ON GPIO4 REMOVED
SIGNAL GPIO8 ADDED TO VMI 2X20 HEADER ON PIN Z18
FAN FAIL SIGNAL REMOVED FROM QSWITCH
Q84 ON INTEL740(TM) GRAPHICS ACCELERATOR OSCILLATOR PULLED HI TO 3.3V
MEMORY ADDRESSES 8,9 AND 10 FROM INTEL740 CONNECTED TO 9,10 AND 8 OF SODIMM CONNECTOR, RESPECTIVELY
GPIO4 PULLED UP TO 3.3V THRU 4.7K RESISTOR

1.2 REVISIONS

MEMORY ADDRESSES 8,9 AND 10 FROM INTEL740(TM) GRAPHICS ACCELERATOR CONNECTED TO 8,9 AND 10 OF SODIMM CONNECTOR, RESPECTIVELY
POWER SUPPLY VDDQ3 CHANGED TO VDD

1.3 REVISIONS

REMOVED 1UF CAP BETWEEN PIN 1 AND GND OF LT1575 ON P.4
ADDED 1UF CAP TO VCC3 NEAR PIN 1 OF HEXFET ON P.4
REPLACED 220UF CAP WITH 100UF CAP ON P.4
LAYOUT NOTE ADDED TO P.4

1.4 REVISIONS

SIGNAL NAMES L_RED, L_GREEN, L_BLUE CHANGED TO L_RED, L_GREEN AND L_BLUE, RESPECTIVELY, ON P.9
SIGNAL NAMES VGA_SHYNC AND VGA_VSYNCH CHANGED TO VGA_HSYNCH AND VGA_VSYNCH ON P.9
NET NAMES CONV_20, CONV_24 AND CONV_47 ADDED TO P.13
MOUNTING HOLES FOR FAN ADDED TO P.14
FOR HIDDEN PINS OF FAN MOUNTING HOLES ADDED TO P.1
AGND CHANGED TO GND GLOBALLY
AVCC CHANGED TO VCC GLOBALLY
ON HIDDEN PINS OF BT829ALV REMOVED FROM P.5
PROPERTY OF BT829ALV ADDED, HIDDEN PINS DESIGNATED AS ANALOG_GND CONNECT TO GND
POWER NOTES CHANGED ON P.1 TO REFLECT AGND AND AVCC REMOVAL

1.41

THE 4 GND RINGS OF FAN MOUNTING HOLES BROUGHT OUT EXTERNALLY P.14
THE 4 NC MOUNTING HOLES ARE STILL LEFT AS HIDDEN

1.42

0 OHM RESISTOR ADDED TO GPIO4 LINE ON P.14
UNSTUFFED 0 OHM RESISTOR ADDED BETWEEN DRAIN AND SOURCE OF PMOSFET ON P.14
PINOUT CHANGED ON INTEL740(TM) GRAPHICS ACCELERATOR ON PINS SPARE2, SPARE1, LEFT, VSYNCH, HSYNCH, VREF, AND VCLK.
NEW PIN'S ARE H25, H26, J23, J25, J26, L23, & L24 RESPECTIVELY ON P.3.
NO OTHER PINS AFFECTED.

1.43

ADDED DISCLAIMERS TO P.1
ADDED NOTE REGARDING HIDDEN PINS OF VGA CONNECTOR ON P.1
AGP NOTE CHANGED TO A.G.P. ON P.8
COMPATIBILITY NOTE REMOVED FROM TITLE ON P.10
512X32 SGRAMS NOTE CHANGED TO JUST SGRAMS
BUTEO TV ENCODER NOTE CHANED TO BT869 VIDEO ENCODER
POWER PINS NOTE CHANGED TO HIDDEN POWER PINS ON P.1
BT829B NOTE CHANGED TO BT829ALV VIDEO DECODER ON P.1 & 5
ADDED NOTE ON P.4 REGARDING VARYING THE OUTPUT VOLTAGE OF REGULATOR
SIGNAL NAME XT11 CHANGED TO XT11 ONP.5, PIN16 OF BT829ALV
SIGNAL NAME XT10 CHANGED TO XT10 ON P.5, PIN17 OF BT829ALV

1.44

NOTE ON HIDDEN VCC PINS FOR BT829ALV CHANGED, PIN 28 TO 38 ON P.1
POWER PLANE VDD CHANGED TO 3VAA_BT829 FOR 3 PROTECTION DIODES ON P.6
SIGNAL NAMES L_GATE, R_GATE, COMPI M_COMPI ADN FB1575 ADDED TO P.4
SIGNAL NAMES XT1CAP AND XT0CAP ADDED TO NETS ON P.5
SIGNAL NAMES XTALIN869, XTALOUT869, M_COMP2, COMP2, FSADJUST869, VBIAS869 AND VREF869 ADDED TO NETS ONP.6
SIGNAL NAME VMI3V ADDED TO NET ON P.7
SIGNAL NAME FANPOWER ADDED TO NET ON P.14

1.45

SIGNAL NAME CCVALID ADDED TO P.5

1.46

SIGNAL NAME GFX_OSC ADDED TO P.3
SIGNAL NAME MODE869 ADDED TO P.6, PIN 50 OF BT869
SIGNAL NAME PAL_MODE ADDED TO 1X3HDR ON P.6
SIGNAL NAME NTSC_MODE ADDED TO 1X3HDR ON P.6

1.46

NOTE STATING NEED A 10% VERSION CREATED REMOVED FROM P.8
POWER SUPPLY VCC3 CHNAGED TO VCC ON C123 ON P.14
POWER SUPPLY VCC3 CHANGED TO VCC ON BIOS SKT ON P.14
SIGNAL NAME 5VSDA CHANEGD TO 3VSDA ON U9.Z13 ON P.7
AGP CONNECTOR NOTES ON PINS CHANGED ON P.8, NO SIGNAL NAMES WERE CHANGED ON THE CONNECTOR
NAMES GAD[31:0] CHANGED TO AD[31:0], SMB1 AND SMB0 CHANGED TO RSVD
GAD_STB0 AND GAD_STB1 CHANGED TO AD_STB0 AND AD_STB1, RESPECTIVELY
GC-BE*3,2,1,0 CHANGED TO CBE*3,2,1,0 RESPECTIVELY
GSTOP*, GPERR*, AND GPAR CHANGED TO STOP*, PERR*, SERR* AND PAR, RESPECTIVELY

1.5 REVISIONS

C39, C41, C42, & C44 CHANGED TO 15PF ON P.5, NO PACKAGE SIZE CHANGE NEEDED
SIGNALS XT1CAP AND XT0CAP RELOCATED SINCE XTAL FILTERS CHANGED ON P.5
L3 AND L4 ON P.5 CHANGED TO 4.7UH NAD LOCATION IN XTAL FILTER CIRCUIT CHANGED
PIN 36, 37, 80, & 85 CONNECTED TO VCC3 INSTEAD OF VCC ON THE BT829ALV ON P.5
R20 ON P.5 NOW CONNECTS TO VCC3 INSTEAD OF VCC
C20, C22, C23 AND C26 ON P.5 CHANGED FROM 0.1UF TO 1UF. THESE ARE THE AC CAPS TO MUX INPUTS.
THIS REQUIRED A PACKAGE SIZE CHANGED FROM 0805 TO 1206.
VCC CONNECTION TO PIN 59 OF BT829B (P.5) DELETED. WIRE LEFT OPEN AND RENAMED TP_0559.
REMOVED NOTE NEAR PIN 59 OF BT829B (P.5) WHICH STATED TIE TO ANALOG FENCE
DELETED R13, R18 & R19 FROM P.5 OF SCHEMATICS.
REPLACED C38 ON P.5 WITH A SHORT. THE SIGNALS MUXOUT AND YIN WERE THUS REMOVED AND RENAMED
AS ONE SIGNAL MUXOUT_YIN
SIGNAL NAME BROMWE# REMOVED FROM P.14
GPIO7 SIGNAL NAME AND NET REMOVED FROM P.14 AND CONNECTED TO PIN Z5 OF THE 2X13 HDR ON P.7
ROMWE# SIGNAL NO LONGER USES 74LVT125 ON P.14 BUT CONNECTS DIRECTLY TO BIOS PIN 31
PULL-UP RESISTOR TO VCC3, R13, ADDED ON P.14 AND CONNECTED TO THE ROMWE# SIGNAL
SIGNAL NAME TP_0709 REMOVED FROM 2X13 HDR ON P.7 AND CHANGED TO GPIO7
R63 ON P.6 CHANGED FROM 75 TO 100 OHMS
R62 REMOVED AND REPLACED BY A SHORT ON P.6
SIGNAL NAME M_COMP2 REMOVED FROM P.6
C112 REMOVED FROM P.6
BT829ALV NAME CHANGED TO BT829B ON P.1 AT 2 PLACES AND P.5 AT 2 PLACES
BT868, 869 TV OUT NOTE ON P.2 CHANGED TO VIDEO ENCODER
AGP CONNECTOR NOTE ON P.2 CHANGED TO A.G.P. CONNECTOR

1.6 REVISIONS

ALL REFERENCE DESIGNATORS CHANGED
HIDDEN POWER PINS NOTATION ON P.1 CHANGED

1.61 REVISIONS

50 PIN VIDEO PINOUT CHANGED ON P.13, PIN 1 NEEDED TO CHANGE DUE TO PAD PATTERN DEFINITION
DIAGRAM SHOWING THE PHYSICAL PINOUT OF THE 50 PIN VIDEO CHANGED ACCORDINGLY ON P.13
NOTE ON P.4 WHICH STATED ...R10 WITH THE ... CHANGED TO ...R35 WITH THE...
NOTE ON P.4 WHICH STATED ...R10 VOUT... CHANGED TO ...R35 VOUT...
NOTE ON P.4 WHICH STATED ...C12 TO C11... CHANGED TO ...C60 TO C61...
C21, C22, C33, & C34 ON P.5 CHANGED TO 22PF CAPS, SAME PACKAGE SIZE
L3 AND L6 ON P.5 CHANGED TO 2.7UH, SAME PACKAGE SIZE
C23 ON P.5 CHANGED TO 68PF, SAME PACKAGE SIZE
C35 ON P.5 CHANGED TO 100PF, SAME PACKAGE SIZE
REF DESIGNATOR FOR C16 ON P.4 CHANGED TO C40
REF DESIGNATOR FOR C40 ON P.5 CHANGED TO C16

1.61 REVISIONS

RESISTOR TO GND ADDED TO GPIO8 SIGNAL ON P.3
PINS F01, AA01, F04 & AA04 REMOVED FROM HIDDEN PINS OF INTEL740(TM) GRAPHICS ACCELERATOR CONNECTED TO VCC3 ON P.1
PINS F01, AA01, F04 & AA04 ADDED TO INTEL740(TM) GRAPHICS ACCELERATOR SYMBOL AND CONNECTED TO SIGNAL VCC_PLL ON P.3
VCC2 NOTES ON P.1 CHANGED TO VCC_CORE TO REFLECT THE CORE POWER SUPPLY CHANGED ON P.4
HIDDEN INTEL740(TM) GRAPHICS ACCELERATOR PINS WHICH WERE CONNECTED TO VCC2 CHANGED TO CONNECT TO VCC_CORE
THE FOLLOWING ARE HIDDEN PINS WHICH WERE CONNECTED TO VCC2 CHANGED TO CONNECT TO VCC_CORE
E07, E09, E11, E13, E14, E16, E18, H22, AB07, AB09, AB11, AB13, AB14, AB16, AB18, AB20
OUTPUT OF REGULATOR SIGNAL NAME CHANGED TO VCC_REGULATED FROM VCC2 ON P.4
TWO 0 OHM RESISTORS ADDED, BOTH CONNECTED TO VCC_CORE, ONE CONNECTED TO VCC_REGULATED,
THE OTHER VCC3 ON P.4
ANOTHER TWO 0 OHM RESISTORS ADDED, SMALLER PACKAGE, BOTH CONNECTED TO VCC_PLL
ONE CONNECTED TO VCC_REGULATED, THE OTHER VCC3 ON P.4
ADDED ON P.4 TO DESCRIBE THE RESISTOR STUFFING OPTIONS FOR CORE AND PLL POWER
CHANGED PMOSFET ON P.14 FROM A 3 PIN DEVICE TO A 4 PIN DEVICE, THE MIDDLE PIN (2) AND THE
TAB (4) ON THE PHYSICAL DEVICE ARE ELECTRICALLY THE SAME, BOTH ARE DRAINS
VCC2 POWER SYMBOL CONNECTED TO DECOUPLING CAPACITORS ON P.4 CHANGED TO VCC_CORE'
VCC2 NO LONGER EXISTS

1.8 REVISIONS

REFERENCE DESIGNATORS CHNAGED ACCORDING TO PHYSICAL LOCATION ON BOARD BY LAYOUT COMPANY

1.9 REVISIONS

NOTES ON REFERENCE DESIGNATORS ON PAGE 1 UPDATED
NOTE REGARDING 0 OHM STUFFING OPTIONS ON P.4 CHANGED
NOTE REGARDING DEFAULT POWER CONFIGURATION ADDED TO P.4
HIDDEN RULE ON AD<31:0> CHANGED TO HIDDEN

2.0 REVISIONS

OSC Y3 VALUE CHANGED TO 66.6667MHz (p.4)

2.1 REVISIONS

Made Power Pins Visible and changed names to match the Datasheet,
Swapped pin numbers for WEA# and WEB# (p.3,4)
Made power pins visible (p.6)
Changed VCC3 voltages on part to 3VAA_BT869,
Changed R58 to 100 ohms (p.7)
Pin a3 on AGP connector disconnected from Ground,
changed VDD to VDDQ (p.9)
Made power pins visible (p.11)
Made power pins visible, Changed Clock Routing (p.12)
Made power pins visible (p.13)
Added descriptive text to Fan control, made
power pins visible (p.15)

Revision History			
File	Document Number	Rev	
Size	C	Intel740(TM) Graphics Accelerator Reference Card	2.1
Date:	Thursday, April 09, 1998	Sheet	16 of 16